

PG150-C03

384b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page Description

1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	PCIE TERM
5	MEMORY: GPU PARTITION A/B
6	MEMORY: FBA PARTITION[31:0]
7	MEMORY: FBA PARTITION[63:32]
8	MEMORY: FBB PARTITION[31:0]
9	MEMORY: FBB PARTITION[63:32]
10	MEMORY: GPU PARTITION C/D
11	MEMORY: FBC PARTITION[31:0]
12	MEMORY: FBC PARTITION[63:32]
13	MEMORY: FBD PARTITION[31:0]
14	MEMORY: FBD PARTITION[63:32]
15	MEMORY: GPU PARTITION E/F
16	MEMORY: FBE PARTITION[31:0]
17	MEMORY: FBE PARTITION[63:32]
18	MEMORY: FBF PARTITION[31:0]
19	MEMORY: FBF PARTITION[63:32]
20	GPU PWR AND GND
21	GPU PWR, GND and NCs
22	GPU DECOUPLING
23	GPU DECOUPLING 2
24	IFPA/B DP
25	IFPE DP


Page Description

26	IFPF USB
27	IFPC HDMI/DP
28	IFPD DP
29	NVHS X16
30	MISC: THERMAL, JTAG, GPIO, STEREO
31	MISC: ROM, STRAPS
32	MISC: XTAL, PLL
33	MISC: USB PPC
34	PS: USB_C VR
35	PS: 5V
36	PS: PEXVDD 1V8 Rail
37	PS: FBVDD Controller
38	PS: FBVDD Controller OVR3
39	PS: FBVDD Phase 1, 2
40	PS: FBVDD Phase 3
41	PS: NVVDD Controller_OVR8
42	PS: NVVDD Phase 1
43	PS: NVVDD Phase 2
44	PS: NVVDD Phase 3, 4
45	PS: NVVDD Phase 5
46	PS: NVVDD Phase 7, 8
47	PS: NVVDD Phase 9, 10
48	PS: NVVDD Phase 11, 12
49	PS: NVVDD Phase 13, 14
50	PS: INPUT SWITCH_RTD3

Page Description

51	PS: INPUT SWITCH_RTD3 USB
52	PS: INPUT SWITCH RAIL BALANCE
53	PS: DISCRETE STEERING
54	PS: Input, filtering, and Monitoring
55	PS: Current Sterring, Hot Unplug
56	PS: Prefilter
57	Sequence: 5V, 1V8, NV3V3 EN
58	Sequence: NV, PEX, FB EN
59	Sequence: PCIe Voltage Monitor
60	Sequence: Discharge
61	Sequence: MISC
62	MISC: FAN & LED1
63	MISCL: LED 2
64	MCU ZERO POWER IDLE
65	MECH
66	VR Thermal Protection

Block Diagram




PCI Express




MICRO-STAR INT'L CO.,LTD
MS-V377


Size Custom	Document Description MEMORY: GPU Partition A/B	Rev 1.0
Date: Monday, October 01, 2018		Sheet 3 of 66



MEMORY: GPU Partition A/B




MEMORY: FBA Partition 31..0












MEMORY: GPU Partition C/D





MEMORY: FBC Partition 31..0




MEMORY: FBD Partition 31.0












MEMORY: FBE Partition 63..32







GPU PWR and GND




GPU PWR GND NCs



GPU Decoupling



NVVDD




MICRO-STAR INT'L CO., LTD


MS-V377

Size	Document Description	Rev
Custom	GPU Decoupling	1.0
Date: Monday, October 01, 2018		Sheet 22 of 66

GPU Decoupling




IFPAB TALL-DP



NVHS Interface and FRAME LOCK



MISC1: Fan, Thermal, JTAG, GPIO, STEREO



MISC2: ROM, Straps

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	L	H	00001
L	H	L	00010
L	H	H	00011
H	L	L	00100
H	L	H	00101
H	H	L	00110
H	H	H	00111
L	L	M	01000
L	M	L	01001

DEFAULT

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1:ENABLE 0:DISABLE
L	L	L	XXX1	FS_OVERT ENABLE
L	L	H	XXX0	FS_OVERT DISABLE






DEFAULT

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


Default

SKU 200


1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




MISC: USB PPC



PIN	ANX	CYP
1	TP	TP
2	RESET	VBUS_MON
3	NC	NC
4	ROLE_SEL (PD)	CC2
5	NC	VCON_SV
6	VDDO (3.3V)	CC1
7	VBUS_MON	RESET
8	NC	NC
9	CC2	I2CM_SDA
10	VCON_SV	I2CM_SCL
11	CC1	HPD
12	VDDO (3.3V)	NC
13	DVDD_IO (1.8V)	NC
14	VBUS_FET_EN	VBUS_FET_EN
15	DSCH_CTL	DSCH_CTL
16	HPD	I2CS_SDA
17	I2CM_SDA	I2CS_SCL
18	I2CM_SCL	NC
19	DVDD_IO (1.8V)	GND
20	NC	VDDO (3.3V)
21	I2CS_SDA	DVDD_IO (1.8V)
22	I2CS_SCL	VCCD (100mF)
23	SINK_CTL (PD)	NC
24	PWR_EN	PWR_EN






PS: FBVDD Controller

EN Type	R3
Open Drain	10k
Push Pull	NS

PSI	Mode
High	High Phase Count
Hi-Z	Auto Power Mode
Low	Low Phase Count

PWMVID	Vout
<i>High</i>	<i>VID in 24h</i>
<i>Hi-Z</i>	<i>VID in 21h</i>
<i>Low</i>	<i>VID in 1Fh</i>

	+NVVDD
TDC	??A
IccMax	??A
Vboot	1.35V
Load Line	0mohm





PMHs Address	Setting Point(V)	R _{open} (kΩ) 1%	R _{open} (kΩ) 1%
20n	-	-	-
21n	0.031	3.32	0.069
22n	0.057	3.32	0.11
23n	0.084	3.32	0.162
24n	0.116	3.32	0.226
25n	0.156	3.32	0.316
26n	0.205	3.32	0.433
27n	0.266	3.32	0.576
28n	0.340	3.32	0.768
29n	0.430	3.32	1.05
2An	0.540	3.32	1.43
2Bn	0.675	3.32	2
2Cn	0.844	3.32	2.94
2Dn	1.048	3.32	4.44
2En	1.301	3.32	6.66
2Fn	1.585	3.32	16.6



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019021401 RMA工程課
石阿鋒 (00068760)

12V_F_RTD3 change 12V_PEX6_8_F1






Remove 12V_PEX_FB ---->FBVDD_PH2_3_VIN circuit

EN Type	R3
<i>Open Drain</i>	<i>10k</i>
<i>Push Pull</i>	<i>NS</i>

PSI	Mode
High	High Phase Count
Hi-Z	Auto Power Mode
Low	Low Phase Count



	+NVVDD
TDC	200A
IccMax	330A
Vboot	0.8V
Load Line	0mohm


PMB Address	Setting Point(V)	Races (KQ) 1%	Races (KQ) 1%
20h	0	-	0
21h	0.031	3.32	0.059
22h	0.057	3.32	0.11
23h	0.084	3.32	0.162
24h	0.116	3.32	0.226
25h	0.156	3.32	0.314
26h	0.205	3.32	0.433
27h	0.266	3.32	0.576
28h	0.340	3.32	0.768
29h	0.430	3.32	1.05
2Ah	0.540	3.32	1.43
2Bh	0.675	3.32	2
2Ch	0.844	3.32	2.94
2Dh	1.048	3.32	4.64
2Eh	1.301	3.32	8.66
2Fh	1.609	3.32	13.2





MICRO-STAR INT'L CO.,LTD
MS-V377


Size Custom	Document Description PS: NVDD - MP2888A	Rev 1.0
Date: Thursday, October 04, 2018		Sheet 41 of 88

PS: NVVDD Phase 1~4

















MPS1542 BUCK BOOST FOR OLED POWER 12Vin 16.5Vout



PIN FUNCTIONS



Pin #	Name	Description
1	COMP	Compensation Pin. Connect a capacitor and resistor in series to ground for loop stability.
2	FB	Feedback Input. Reference voltage is 1.25V. Connect a resistor divider to this pin.
3	EN	Regulator On/Off Control Input. A high input at EN turns on the converter, and a low input turns it off. When not used, connect EN to the input source (through a 100kΩ pull-up resistor if V_{IN} is 0V) for automatic startup. EN cannot be left floating.

I2C and UART Reserve



```
pull high I2C don't leave it floating,
once R23 & R24 removed
pull high UART Rx don't leave it floating
```

FW update




MICRO-STAR INT'L CO.,LTD

MS-V377


Size Custom	Document Description	Rev 1.0
Date: Monday, October 01, 2018		Sheet 47 of 66

Power OFF / Display OFF Sequence




I:Input, O:Output, P:Power


PIN No	名称 Pin Name	機能 Function Description	I/O
1	VCC	OLED駆動電源 OLED Driving Voltage	P
2	AGND	グランド Analog Ground	P
3	FR	同期信号 Synchronization Signal	O
4	CSB	チップセレクト Chip Select	I
5	RSTB	リセット Reset	I
6	DC	データ/コマンド選択 Data/Command Selection	I
7	SCLK	シリアルクロック Serial Clock	I
8	SDIN	データ Data Input	I
9	GND	グランド Ground Pin	P
10	AGND	グランド Analog Ground	P
11	VCI	ロジック電源 Logic Power Voltage	P
12	VDD	コア電源 Core Voltage	P
13	VCOMH	COMH 電源 COMH Voltage	P
14	VCC	OLED駆動電源 OLED Driving Voltage	P



OLED housing




+3.3V power up sequence



1. after OLED panel +3.3V boot up ,
delay 1ms sending a low signal OLED_RESET# and
holding 100us to reset OLED panel,
keeping OLED_RESET# at stable high level in the end
2. when OLED reset procedure is done,
delay 2us let VCC_PWR_CTRL go stable high level.

Power ON / Display ON Sequence OLED panel



MICRO-STAR INT'L CO.,LTD
MS-V377

Size Custom	Document Description	Re 1
Date: Monday, October 01, 2018	Sheet 48 of 68	

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019021401 RMA工程課
石阿鋒 (00068760)

	MICRO-STAR INT'L CO.,LTD		
	MS-V377		
	Size	Document Description	Rev
	Custom		1.0
Date: Monday, October 01, 2018		Sheet 49 of 68	

PS: INPUT SWITCH RTD3

AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
1	1	1	3V3A

Remove 12V_F_RTD3 circuit



AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A


Remove 3V3_RTD3 circuit



PS: Input Switch Rail Balance




Add



Remove NVVDD VIN change circuit




12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA




12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA













For OpenVing Type4 + Phase Doubler, 2 phase PSI mode



Add



PS: Inputs, Filtering, and Monitoring






Remove RS14 RS15

STUFF FOR SINGLE CONNECTOR





MICRO-STAR INT'L CO.,LTD
MS-V377



Size Custom	Document Description	Rev 1.0
Date: Monday, October 01, 2018		Sheet 54 of 66



PS: Pre-Filter




SEQUENCE:5V,1V8,NV3V3 ENABLE



SEQUENCE:NV,PEX,FB ENABLE

31.55,58
57



41

30.57
54.57,59

41.61

29

36.57


31.55,58
30.33,36,50,56,57,59

36.60

57

4

37.60



00017667
RD(C)2017
石阿鋒
CONFIDENTIAL
RMA(裴亮樂)
68760
工程課

36
41.58

3

3


3.47

57

3.4

3






3.29.33



9/27 Remove J803
9/27 ADD TP804 / TP805



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019021401 RMA工程課
石阿鋒 (00068760)



VR THERMAL PROTECTION

41,42,43,44,45



37,39,40